

1

N **EEE-INST-002/003** Revision 6 S **Chris Green** Dr. Kusum Sahu C C805 5 0 NEPP ETW June 23-25, 2015 ()**NASA Goddard Space Flight Center** Code 562: Parts, Packaging, and **Assembly Technologies Branch**

203

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.





Acronym	Definition
DPA	Destructive Physical Analysis
EEE	Electrical, Electronic, and Electromechanical
GSFC	Goddard Space Flight Center
INST	Instruction
LAT	Lot Acceptance Testing
NASA	National Aeronautics and Space Administration
NEPP	NASA Electronic Parts and Packaging
NPR	NASA Procedural Requirements
РСВ	Parts Control Board
РСВ	Parts Control Board
Qual	Qualification

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

EEE-INST-002



- •GSFC owned document, widely used throughout NASA and industry
 - -003 will also be GSFC owned document
 - –NOT NECESSARILY used/accepted by all NASA centers
- •Instructions for EEE Parts Selection, Screening, Qualification, and Derating
- •Authored in May 2003
- •Addendum 1 added in 2008
- •18 sections
- •Corrections and revisions needed

Goals for the Revision

- •Update to latest screening practices
- Standardize format across sections
- Include new MIL standards
- •New part technologies/sections
- Revision control for individual sections
- •Online format to maintain updates
- •Better differentiation between Level 1, 2, 3
- •Correct errors/inconsistencies

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

4

Philosophical Changes

- "Lot Acceptance Testing" replaces "Qualification"
- •LAT/Qual by "Heritage" or "Similarity"
 - -Requires relevant test data and application information
- •DPA requirement specified in Table 1
- •GSFC S-311-M-70 for prohibited materials assessment
- •Counterfeit Parts Avoidance Plan required
- •Use of authorized supply chain required
 - -Prior review/approval required for unauthorized sources

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Potential New Sections

- •Capacitors, Base Metal Electrode
- •Fiber Optics and and Passive Components
- •Microcircuits, ASICs and Programmable Devices
- Optoelectronic Devices
- Printed Circuit Boards
- •RF devices
 - -Guidance for GaAs and other devices
- •Semiconductor Devices, Plastic Encapsulated (PES)
- •Temperature Sensors
 - -Thermistors and Platinum Resistance Sensors

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 6 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Section Layout

- •Specific introduction for each section
- •Table 1: Use-as-is, Screen, LAT, DPA
- •Table 2A, 2B, ...: Screening Tests
- •Table 3A, 3B, ...: Lot Acceptance Tests
- •Table 4A, 4B, ...: Derating Requirements

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 7 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Version Control

- •EEE-INST-003 implemented for new projects
- •EEE-INST-002 to remain published for existing projects
- •Both will be available on NEPP
- Individual Section version control
 - -Example: EEE-INST-003, Section M1, Rev B
 - -Website will maintain version history:
 - •Enter a date, print out list of current versions on that date
 - •List can be included in project plans, as baseline requirements
 - •Older versions will be available/searchable
 - Intent to provide accurate guidance, not add requirements

Current Status



- Most existing 002 sections getting reformatting, corrections, and requirement changes
- •Internal review within 562/GSFC before larger audience
- •Few sections are ready for review
- Many more sections in writing, not ready for review
- •Release date: TBD

Review Schedule

- NASA
- •Sections to be reviewed by GSFC Code 562 Parts Engineers and GSFC Commodity Experts
- •Widespread external review outside of GSFC is NOT planned prior to release
 - -Funding for external review is not available
 - -Schedule for external review is not available
 - Individuals may be contacted where expertise is needed
- •Sections will be easier to revise/amend





UNOFFICIAL EEE-INST-003 for Review					
Part Category	Document Section	FSC	Parts Specialists		
Section 1: General Instructions for All Part Categories					
Section C1: Capacitors					
 Section C2: Capacitors, Base Metal Electron 	de				
Section C3: Connectors and Contacts					
Section C4: Crystals					
Section C5: Crystal Oscillators					
Section F1: Fiber Optics and Passive Composition	onents (Fiber, Cables, C	onnectors, a	nd Assemblies)		
Section F2: Filters					
 Section F3: Fuses 					
Fuses	F3	5920	<u>Lou Fetter</u>		
Click Here to View Section F3					

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 11 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Introduction - Fuses

INTRODUCTION

A fuse is a metal strip or thin wire mounted in a non-conducting and non-combustible housing. The fusable element, the metal strip or thin wire, has a small cross-section compared with the rest of the circuit. The resistance of this element is designed so that it does not produce much heat in normal use but produces enough heat to quickly melt the fusable element when the current limit is exceeded. The fuse is placed in series with the circuitry it is intended to protect.

. . .

• • •

For both solid and hollow body fuses, the current de-rating factors are based on data from fuses mounted on printed circuit boards and conformally coated. Other types of mountings require Parts Control Board approval. It should be noted that the lifetime of the fuses is controlled by two factors: cold resistance of the fuse, and the heat sinking provided by the installer. The thermal resistance of the fuse to the thermal ground is very important, as is the case with power transistors and power diodes mounted on circuit boards. Electrical transients produce thermal cycling and mechanical fatigue that could affect the life of the fuse. For each application, the capability of the fuse to withstand the expected pulse conditions should be established by considering the pulse cycle withstanding capability for nominal I²t (energy let through the fuse) specified by the manufacturer.

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 12 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Table 1 - Requirements

Table 1. FUSE REQUIREMENTS 1/

Quality Level	Fuse Style and Type	Specification	Use as Is	Screening	LAT	DPA
Level 1	FM04 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF-23419/4		X 2/		Х
	FM08 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF-23419/8		X 2/		Х
	FM12 Fuse, Instrument Type, Solid	MIL-PRF-23419/12	Х			
	Hollow Body, Cartridge	VICD, SCD & Commercial		X 2/	X 3/	х
	Solid Body, Leaded	VICD, SCD & Commercial		X 4/	X 5/	Х
	Solid Body, Surface Mount	VICD, SCD & Commercial		X 6/	X 7/	х
Level 2	FM04 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF-23419/4		X 2/		Х
	FM08 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF-23419/8		X 2/		х
	FM12 Fuse, Instrument Type, Solid	MIL-PRF-23419/12	Х			
	Hollow Body, Cartridge	VICD, SCD & Commercial		X 2/	X 3/	Х
	Solid Body, Leaded	VICD, SCD & Commercial		X 4/	X 5/	х
	Solid Body, Surface Mount	VICD, SCD & Commercial		X 6/	X 7/	х
Level 3	FM04 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF-23419/4		X 2/		
	FM08 Fuse, Cartridge, Instrument Type, Hollow Body	MIL-PRF- <u>23419</u> /8		X 2/		
	FM12 Fuse, Instrument Type, Solid	MIL-PRF-23419/12	Х			
	Hollow Body, Cartridge	VICD, SCD & Commercial		X 2/	X 3/	X
	Solid Body, Leaded	VICD, SCD & Commercial		X 4/	X 5/	X
	Solid Body, Surface Mount	VICD, SCD & Commercial		X 6/	X 7/	Х

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 13 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.



Table 2C. SOLID BODY, SURFACE-MOUNT FUSE SCREENING

Increase the Track	Test Methods Conditions and Descrimentation	Quality Level			
inspection/lest	l est Methods, Conditions, and Requirements		2	3	
1. Visual and Mechanical	Verify materials, interface, marking, and workmanship.	х	x	x	
Inspections	Verify conformance to mechanical dimensions on minimum of three fuses.				
2. DC Resistance (DC-Initial)	MIL-STD-202, Method 303	X	X	X	
	Source current $\leq 10\%$ of nominal current rating at room temperature Resistance to specification				
	Resistance to specification				
3. Thermal Shock	MIL-STD-202, Method 107, Test Condition B	x	x	x	
	Post-test parts shall show no evidence of mechanical damage nor any loosening of terminals or other parts.				
4. DC Resistance (DC-Final)	MIL-STD-202, Method 303	x	x	x	
	Resistance to specification				
5. DC Resistance Ratio	Allowable change from DC-Initial to DC-Final	≤10%	≤10%	≤10%	
6. Percent Defective Allowable (PDA)	Verified failures from Steps 3-5 divided by the number of fuses submitted to Step 3	≤5%	≤10%	≤10%	
7. Overload Characterization	MIL-PRF-23419, Section 4.7.6.1, at 25°C	X	X	X	
	20 fuses minimum from the extremes of the truncated lot based on voltage drop ratio				
	Subjected to 250%, 400%, and 600% overload interrupt testing				
8. Radiographic Inspection	MIL-STD-202, Method 209, 2 views (0° and 90)	x	x		
	Inspection per <u>MIL-PRF-23419/12</u>				

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 14 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

Table 3 -LAT



In an action /Test	Test Methods Conditions and Requirements	Quantity (Accept Number)			
inspection/lest	Test Methods, Conditions, and Requirements		Level 2	Level 3	
Group 1		12(0)	12(0)		
Overload Interrupt	Rated voltage and 25°C case temperature Four fuses per percent rated current 250%, 400%, 600% Temperature soak time: 30 minutes minimum before application to test current Blow time per specification Load time: 1 minute after fuse blow	х	х		
Resistance after Firing	Rated DC voltage across terminals Measurement after 1 minute Resistance ≥ 1 megohm	х	х		
Group 2 Solderability	MIL-STD-202, Method 208	4(0) X	4(0) X		
Group 3		4(0)	4(0)		
Terminal Strength /2	MIL-STD-202, Method 211 Test Condition A 5 pounds pull for fuses rated ≥ 1.0 A; 4 pound pull for fuses rated < 1.0 A	х	х		

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 15 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.





Table 4A. HOLLOW BODY FUSE DERATING REQUIREMENTS

Parameter	Limit	Special Conditions	
Current Rating @ $25^{\circ}C: \ge 2 \text{ A}$	Derating Factor 50% minus 0.2%/°C for an increase in fuse body temperature above 25°C		
Current Rating @ 25° C: $\geq 1A$ and $\leq 2A$	Derating Factor 45% minus 0.2%/°C for an increase in fuse body temperature above 25°C		
Current Rating @ 25° C: ≥ 0.5 A and ≤ 1 A	Derating Factor 40% minus 0.2%/°C for an increase in fuse body temperature above 25°C	The flight use of fuses rated ≤ 0.5 A require application approval by	
Current Rating @ 25°C: ≥ 0.375A and < 0.5 A	Derating Factor 35% minus 0.2%/°C for an increase in fuse body temperature above 25°C	project Parts Control Board.	
Current Rating @ 25° C: ≥ 0.25 A and < 0.375 A	Derating Factor 30% minus 0.2%/°C for an increase in fuse body temperature above 25°C		
Current Rating @ 25°C: < 0.25 A	Derating Factor 25%		
Operating Temperature	110°C		
Voltage Rating	Derating Factor 80% minus 0.2%/°C for an increase in fuse body temperature above 25°C		

Table 4B. SOLID BODY LEADED AND SURFACE MOUNT FUSE DERATING REQUIREMENTS

Parameter	Limit	Special Conditions
Voltage	Maximum rated voltage	
Current	80% of manufacturer's rating	
Operating Temperature	Manufacturer maximum operating temperature or 125°C,	
	whichever is lower	

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 16 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.





Christopher Green Associate Branch Head Code 562 Parts Packaging and Assembly Technologies Branch Christopher.M.Green-1@nasa.gov

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 17 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

BACKUP-Scope



1.1 Scope. The EEE-INST-003 document establishes the minimum set of quality assurance requirements for the selection, testing, and derating of all EEE parts for use on NASA GSFC space flight projects. This document serves as the core element to be used in the parts selection and Parts Control Board (PCB) approval process. Three (3) part quality levels, derived from the payload reliability classifications of NASA NPR 8705.4, are defined in paragraph 3.0, herein.

1.1.1 Applicability. GSFC flight projects and GSFC hardware developers shall reference the EEE-INST-003 instructions in their Project Parts Control Plan (PCP). EEE-INST-003 shall be fully implemented when specified in NASA GSFC Statements of Work (SOWs), Mission Assurance Requirements (MARs), or their equivalents. Henceforth, any use of the word "requirement" assumes compliance to this document is mandatory.

1.1.2 Not Covered. This document does not explicitly address material or mechanical evaluations, radiation testing and requirements, or reliability, but may guide the PCB's assessment during the EEE part approval process. See Section 7.0 for references to the appropriate organizations to consult in technical areas other than EEE parts.

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 18 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.

BACKUP - LAT



Lot Acceptance Testing (LAT). Lot acceptance testing consists of mechanical, electrical, and environmental inspections and is intended to verify that the materials, design, performance, and demonstrated reliability of a EEE part lot is consistent with its specifications, intended application, and mission life requirement. This testing is performed on a prescribed sample quantity of parts from the lot which has been procured for flight.

5.4 Lot Acceptance Tests (LAT). The term Lot Acceptance Testing in this document is used to encompass more generally what the minimum acceptance requirement is for any proposed part at a given mission assurance level. For most commodity types, the required testing closely mimics the Quality Conformance Inspection or verification inspection requirements of their fully qualified military or NASA counterparts. Table 3 in each part category lists the required tests for lot acceptance and shall be performed on a sample of parts from the proposed flight lot. A required test condition is designated with an "X". The sample size and failure accept criteria, is listed at the beginning of each group or subgroup of tests. Samples submitted to LAT testing shall have successfully completed the screening requirements of the associated Table 2. The tests shall be performed in the order shown within each subgroup. Samples used for lot acceptance testing are considered to be destructively tested and shall not be supplied as flight devices.

To be presented by Christopher M. Green at the NASA Electronic Parts and Packaging Program (NEPP) Electronics 19 Technology Workshop (ETW), NASA Goddard Space Flight Center in Greenbelt, MD, June 23-26, 2015.